

**METHOD AND APPARATUS**  
**FOR REDUCING THE VULNERABILITY**  
**OF LATCHES TO SINGLE EVENT UPSETS**

5

**Abstract of the Disclosure**

A delay circuit includes a first network having an input and an output node, a second network having an input and an output, the input of the second network being coupled to the output node of the first network. The first network and the second  
10 network are configured such that: a glitch at the input to the first network having a length of approximately one-half of a standard glitch time or less does not cause the voltage at the output of the second network to cross a threshold, a glitch at the input to the first network having a length of between approximately one-half and two standard glitch times causes the voltage at the output of the second network to cross the threshold for less than  
15 the length of the glitch, and a glitch at the input to the first network having a length of greater than approximately two standard glitch times causes the voltage at the output of the second network to cross the threshold for approximately the time of the glitch.

A method reduces the vulnerability of a latch to single event upsets. The latch includes a gate having an input and an output and a feedback path from the output to the  
20 input of the gate. The method includes inserting a delay into the feedback path and providing a delay in the gate.